We propose the first polynomial-time code selection algorithm for minimising the worst-case execution time of a nonnested loop executed on a fully pipelined processor that uses scratchpad memory to replace the instruction cache. The time complexity of our algorithm is O(m(ne + n 2 log n)), where n and e are the number of basic blocks and the number of edges in the control flow graph of the loop, and m is the size of the scratchpad memory. Furthermore, we propose the first dynamic code selection heuristic for minimising the worst-case execution time of a task by using our algorithm for a non-nested loop. Our simulation results show that our heuristic significantly outperforms a previously known heuristic.
INTRODUCTION
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(scratchpad memory) can be used to overcome these two problems. SPM is on-chip static random access memory (SRAM). It does not contain a tag store and associated circuitry as in caches. Therefore, SPM consumes much less energy than caches. Moreover, SPM makes it much easier to compute the worst-case execution time of a task as all the accesses to SPM are known at compiler time. For these two reasons, SPM has been used in many embedded processors and most DSPs. Examples are NVIDIA's PhysX PPU(physics processing unit) [2] and the Cell multiprocessor jointly developed by Sony, IBM, and Toshiba [11] .
In order to use SPM, a compiler must explicitly insert instructions to transfer selected data and code between offchip memory and SPM. The data and code which are transfered from offchip memory to SPM are called scratchpad residents. There are two major issues in SPM management. The first issue is which subset of data and code should be selected as scratchpad residents. The second issue is where the selected data and code should be stored in SPM. To solve these two issues, researchers have done extensive research and proposed many SPM management approaches. All the existing approaches can be classified into two categories: static allocation [18, 7, 4, 8, 10, 9] and dynamic allocation [15, 5, 12, 14, 13, 19, 6, 20] . In static allocation approaches once a scratchpad resident is loaded into SPM, its space in SPM cannot be allocated to other scratchpad residents during the execution of its task. As a result, static allocation approaches lead to low SPM utilisation. Dynamic allocation approaches consider the SPM allocation problem as a generalised register allocation problem and transfer scratchpad residents from off-chip memory to SPM dynamically. When allocating scratchpad residents to SPM dynamic allocation approaches consider their live ranges. If the live ranges of two SPM residents do not overlap, these two SPM residents can be allocated to the same area of the SPM. Therefore, dynamic allocation approaches result in more efficient SPM utilisation.
Most of the existing approaches for scratchpad management aim to minimise either the average execution time or the average energy consumption of a task. These approaches are not suitable for real-time embedded systems. The primary objective of real-time embedded systems design is to meet all the timing constraints. The worst-case execution times of all the tasks of a real-time embedded system are the key factors that affect the satisfiability of timing constraints. Therefore, the objective of SPM management for real-time systems should be minimising the worst-case execution time of each task. Nevertheless, only a few approaches have been proposed to achieve this objective. For the first time Suhendra et al. [18] studied the problem of selecting data as SPM residents so that the worst-case execution time of a task is minimised. They proposed several approaches for selecting data as SPM residents. However, their approaches use the static allocation technique and therefore may result in low SPM utilisation. Deverge and Puaut proposed a heuristic for selecting data as scratchpad residents that aims to minimise the worst-case execution time of a task. Unlike the approaches in [18] , their algorithm uses a dynamic allocation approach. Puaut and Pais [15] proposed an approach to selecting basic blocks of code such that worst-case execution time of a task is reduced. However, their approach may perform very poorly in the worst-case.
In this paper, we consider a target processor that uses SPM to replace an instruction cache. We study the problem of selecting code of a task as scratchpad residents such that the worst-case execution time of the task is minimised. We propose the first polynomial-time code selection algorithm that minimises the worst-case execution time of a non-nested loop that runs on a fully pipelined processor. Our algorithm introduces a novel optimal basic block splitting technique and converts the problem of minimising the worst-case execution time of a non-nested loop into the problem of finding minimum node cuts of a set of graphs. Furthermore, we propose a dynamic allocation heuristic for minimising the worst-case execution time of a task by using our optimal algorithm for a non-nested loop.
This paper is organised as follows. Section 2 describes the system model and introduces several key definitions. In Section 3, firstly, we propose a polynomial-time code selection algorithm for a non-nested loop with equal basic block sizes, analyse its time complexity and prove its optimality; secondly, we propose a polynomial-time code selection algorithm for non-nested loops with arbitrary basic block sizes. Section 4 proposes a code selection heuristic for loop nests. Section 5 discusses the related work and presents our simulation results.
SYSTEM MODEL AND DEFINITIONS
We consider the real-time embedded systems where a processor uses SPM to replace the instruction cache to speed up instruction fetches. The target processor uses a fully pipelined architecture where all instructions are pipelined. The execution of each instruction takes one processor cycle if the instruction is already in the SPM. Otherwise, it takes p cycles due to the off-chip memory latency. One example of such processors is MIPS 2000 processor. The target processor provides a special instruction fetch to load a sequence of contiguous instructions from off-chip memory into the SPM. Throughout this paper, the ratio α of the off-chip memory speed and the processor speed is 1/p.
A basic block is a sequence of code that has only one entry and only one exit. Obviously, if a basic block is not within a loop, it is not beneficial to load it from the off-chip memory into the SPM unless the target processor provides a DMA (Direct Memory Access) mechanism to prefetch basic blocks. In this paper, we only consider the basic blocks within a loop as the candidates of SPM residents. Basic blocks may be split into two smaller blocks in order to minimise the worst-case execution time of a task.
CFG (Control Flow Graph) is a classical data structure for representing a program. In a CFG, each node is a basic block and each edge represents the control flow from one block to another. Typically, the CFG of a loop contains a preheader node, a header node, and two types of edges: forward edges and back edges. The preheader node is the source of loop entry edge. The header node is a node that dominates all other nodes in the CFG. A back edge is an edge whose target is the entry node.
We assume that given a loop each path of its CFG is feasible and the worst-execution time of the loop is equal to the execution time of its longest path multiplied by the maximum number of iterations of the loop. Since SPM is much faster than off-chip memory, the execution time of a basic block is dominated by the time of fetching the basic block from the off-chip memory. Under these assumptions, the problem of minimising the worst-case execution time of a non-nested loop reduces to the problem of minimising the worst-case execution time of a single iteration of the nonnested loop.
To model a single iteration of a non-nested loop, we do not consider the back edges of the CFG of the loop. Therefore, a single iteration of a loop can be represented by a weighted DAG (Directed Acyclic Graph) G = V, E, W , where V is the set of all non-preheader nodes of the CFG of the loop, E is the set of all forward edges of the CFG, and W is the set of weights of all nodes. The weight of each node vi, denoted by wi, is the size of the corresponding basic block. For ease of description, we assume that the execution time of a basic block vi is wi if vi is not a SPM resident; otherwise it is αwi.
In a weighted DAG G, if there is a path from vi to vj . vi is a predecessor of vj and vj is a successor of vi. If (vi, vj ) is an edge of G, vi is an immediate predecessor , or a parent of vj and vj is an immediate successor , or a child of vi. A node is a source node if it has no parents. A node is a sink node if it has no children. The path length of a path is the sum of the weights of all constituent nodes. A path is an induced path of a node vi if the path includes vi. The length of the longest path of a weighted DAG G is denoted by lmax(G). A weighted DAG G ′ is a subgraph of G if the vertex set, edge set and node weight set of G ′ are subsets of those of G. Given a set S, its size is denoted by |S|. 
where wi is the weight of vi in G}.
Intuitively, G(S, α) is the resulting graph of G after all the basic blocks represented by S are selected as scratchpad residents. 
CODE SELECTION FOR NON-NESTED LOOPS
For a non-nested loop, we load the selected basic blocks of the loop in the preheader block. During the execution of the loop, all the basic blocks in the SPM can be fetched much faster than the basic blocks stored in the off-chip memory. The objective of the basic block selection is to minimise the worst case execution time of the loop while satisfying the SPM capacity constraint.
Let G = V, E, W be a weighted DAG for a non-nested loop, where V = {v1, v2, · · · , vn} is a set of basic block, E = {(vi, vj ) : vi is directly control-dependent on vj}, and W = {wi: wi is the size of the basic block vi}. Assume that the scratchpad size is m. Our objective is to find a subset S ⊆ V such that the following constraints are satisfied:
The first constraint implies that the total size of all scratchpad residents is at most m, the size of the scratchpad. The second constraint states that the subset S ⊆ V minimises the longest path of the non-nested loop.
Equal Weights
We first consider a special case of the basic block selection problem for a non-nested loop where all weights are equal. This problem can be solved optimally in polynomial time. Assume that all weights are equal to k.
Our algorithm has four inputs: a weighted DAG G that represents a loop, the number of iterations of the loop, a set A of nodes (basic blocks) that have been already selected as the SPM residents, and the scratchpad size m. For a nonnested loop, A is an empty set. A is not empty if the loop contains another loop. We will discuss nested loops in next section. Note that the weight of a selected node can be an arbitrary integer. Our algorithm returns an optimal set of basic blocks selected as the SPM residents and the size of the free space of the SPM that is not occupied by the optimal set of basic blocks.
Our algorithm uses a greedy strategy. At each stage, it finds the minimum set of basic blocks such that the length of the longest path of the DAG is reduced by k(1−α) after loading all the basic blocks in the minimum set into the SPM. The minimum set of basic blocks is found by computing the minimum node cut of the (lmax(G) − k(1 − α))-spanning graph of the DAG G of the loop. All the basic blocks of a minimum node cut are loaded in the SPM only if the number of nodes of the minimum node cut is less than the number of iterations of the loop. If all the basic blocks of a minimum set cannot be loaded into the SPM, our algorithm ranks all the basic blocks in the minimum set according to their impacts on the longest path and selects the basic block with the highest impacts on the longest path of G based on the SPM capacity constraint. Our algorithm is shown in pseudo code as follows. Example 1 Consider a non-nested loop that is represented by the DAG shown in Figure 1 , where α = 0.2, k = 100. Assume that the scratchpad size m is 400. The longest path length of the DAG is 600. In the first iteration, our algorithm constructs the G(520)-spanning graph in which the path length of each path is greater than 520 as shown in Figure 2 . One minimum cut of the G(520)-spanning graph is {v8}. So v8 is selected as a SPM resident and its weight is changed to 100α = 20. In the second iteration, our algorithms constructs the G(440)-spanning graph in which the path length of each path is greater than 440 as shown in Figure 3 . Our algorithm removes the selected node v8 from the G(440)-spanning graph and finds the minimum node cut {v1} as shown in Figure 4 . In the last iteration, our algorithms constructs the G(360)-spanning graph in which the path length of each path is greater than 360 as shown in Figure 5 . Our algorithm removes the selected nodes v1 and v8 from the G(360)-spanning graph and finds the minimum node cut {v9, v14} as shown in Figure 6 . After our algorithm terminates, it selects the optimal set {v1, v8, v9, v14} of nodes (basic blocks) as SPM residents. The resulting longest path length is 360. Proof. Given a weighted DAG G and a scratchpad size m, let Sopt be the optimal set of nodes that minimises the longest path length of G. Assume that Sopt reduces the longest path length of G by
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where r is a natural number. Sopt can be partitioned into r subsets S1, S2, · · · , Sr such that the following conditions hold.
1. For each Si (i = 1, 2, · · · , r −1) the longest path length of the DAG G is reduced by k(1 − α) if the weight of each node in Si is changed to k(1 − α).
2. The longest path length of the DAG G is reduced by s if the weight of each node in Sr is changed to k(1 − α).
Without loss of generality, assume that |S1| ≤ |S2| ≤ · · · ≤ |Sr−1|. To facilitate our proof, we use the following notations: G1: G. , that is, the DAG G with the weight of each node in S1 ∪· · ·∪Si−1 being changed to kα.
lmax i (i = 1, 2, · · · , r): the longest path length of Gi. G
Next we show that Si (i = 1, 2, · · · , r) must be a minimum node cut of the graph G ′′ i . When i = 1, S1 reduces the maximum path length of G1 by k(1 − α). Therefore, S1 must be a node cut of G ′′ 1 . Since Sopt is an optimal solution, S1 must be a minimum node cut of G ′′ 1 . Similarly, Si (i = 2, · · · , r − 1) must be a minimum node cut of G ′′ i . Now consider Sr. If Sr = ∅, our proof is complete. Assume that Sr = ∅. In this case, Sr reduces the longest path length by s (0 ≤ s < k(1 − α)). Therefore, Sr is not a node cut of the graph G ′′ r . Since S is the optimal set, Sr must a subset of a minimum node cut of G ′′ r and all the nodes in Sr must be those nodes in the minimum node cut with larger longest induced path lengths than the remaining nodes in the minimum node cut. (1 − α) ). We can use breadthfirst search or depth-first search to find the the (lmax − k(1−α))-spanning graph G(lmax−k(1−α)). Therefore, this part takes O(e) time.
2. Constructing G ′ (S). This part takes O(e) time.
3. Finding a minimum node cut C of G ′ (S). The minimum node cut problem can be converted into the minimum edge cut problem [16] . The conversion takes O(e) time. Given a weighted DAG, the minimum edge cut can be found in O(ne + n 2 log n) time [17] , where n and e are the number of nodes and the number of edges, respectively, of the DAG.
4. The if part takes O(n) time.
5. The else part is executed only once during the execution of the loop. For each vi ∈ C it takes O(e) time to compute the maximum length of all the paths that includes vi. Therefore, this part takes O(ne) time.
The number of iterations of the while loop is at most n. Therefore, the time complexity the algorithm OptimalCodeSelection1 is O(n(ne + n 2 log n)).
Arbitrary Weights
Next we show how to select code of a non-nested loop with arbitrary block sizes such that the worst-case execution time of the loop is minimised. Our key idea is to split all basic blocks into smaller basic blocks with equal sizes. We first propose a brute-force algorithm for the arbitrary weight problem.
Let n1, n2, · · · , np be p different weights of all basic blocks of a loop and c be the greatest common divisor of all the different weights. Let the DAG of the loop is G = V, E, W , where V = {v1, v2, · · · , vn}. The brute-force algorithm work as follows:
(a) For each node vi ∈ G create wi/c new nodes
(b) For each pair of nodes vi j and vi j+1 (j = 1, 2, · · · ,
2. Find the minimum set S of nodes in G ′ such that the longest path of G ′ is minimised.
For each i
(i = 1, 2, · · · , n) let ci = |{vi j : vi j ∈ S}|.
For each node vi
(a) If ci is equal to wi/c, select the whole basic block vi as a SPM resident. The jump instruction jumps to the start of the basic block v 2 i . Notice that our algorithm splits a basic block into two basic blocks only, i.e., for each basic block, at most one jump instruction is inserted in the original program. Therefore, the code size increase caused by the basic block splitting is negligible. Example 2 Assume that the SPM size is 160 and the speed ratio α of the SPM and the off-chip memory is 0.2. Consider a loop with a DAG G as shown in Figure 7 where each number in brackets is the node weight. Firstly, our algorithm converts the problem into a problem with equal weights as shown in Figure 8 , where all weights are equal to 20. Secondly, our algorithm uses the optimal algorithm for the problem with equal weights to find the following set of nodes for the SPM residents: S = {v1 1 , v1 2 , v1 3 , v5 1 , v5 2 , v5 3 , v7 1 , v7 3 }. Lastly, our algorithm splits basic block v7 into two basic blocks: the SPM resident basic block v [40] [20] [60] [20] [40]
[60]
[80] brute-force algorithm is O(nC(nCe ′ +(nC) 2 log nC)), where C is the maximum block size, and e ′ is the number of edges in G ′ . If the maximum block size C is very big, the time complexity of the brute-force algorithm is quite high. Next we show how to reduce the time complexity of the bruteforce algorithm significantly.
The key idea of our faster algorithm is that the original DAG implicitly keeps the structure of the equivalent DAG with equal weights constructed by the brute-force algorithm. Let G = V, E, W be the DAG with arbitrary node weights and G ′ = V ′ , E ′ , W ′ be the DAG with equal weights created by the brute-force algorithm. Assume that each node vi in G is split into mi nodes vi 1 , · · · , vi m i in G ′ . vi is called the originator node of vi j (j = 1, · · · , mi). vi j (j = 1, · · · , mi) is called an offspring node of vi, and vi j is called a sibling node of vi k (j, k = 1, · · · , mi) .
Let S be a subset of V and S ′ a subset of V ′ . If each node in S ′ is an offspring node of a node in S and each node in S is an originator node of a node in S ′ , S ′ is called an offspring set of S and S is called the originator set of S ′ . We can prove the following property:
This property suggests one of the two key ideas of our faster algorithm for a non-nested loop with arbitrary weights, that is, we can use the original DAG G to find the minimum cut of a subgraph (lmax − k(1 − α))-spanning graph of G ′ . Thus, we can find a minimum node cut of a subgraph of G ′ much faster than the brute-force algorithm. To do so, we introduce a variable ui for each node vi of G. ui is used to keep track of the size of the part of vi that has been selected as the SPM resident. The second key idea of our faster algorithm is to reduce the number of executions of the algorithm for finding the minimum node cut of a subgraph of G ′ . Let lmax and lmax 2 be the lengths of the longest path and the second longest path of the current DAG G, respectively. Clearly, for any numbers x1 and x2 in [lmax 2 , lmax] the x1-spanning graph and the x2-spanning graph of G ′ are identical. Therefore, we just need to find lmax − lmax 2 minimum node cuts of the lmax − k(1 − α)-spanning graph of G ′ . Assume that C = (vi 1 , vi 2 , · · · , vi p ) is a minimum node cut of the lmax − k(1 − α)-spanning graph of G. Let s be min{wi j − ui j : wi j is the weight of vi j and ui j is the size of the part of vi j that has been selected as the SPM resident }. Clearly C implies s minimum node cuts in G ′ . Based on these two key ideas, our after algorithm for a non-nested loop with arbitrary weights is shown as follows: Since this algorithm is equivalent to the brute-force algorithm and the brute-force is guaranteed to minimise the worst-case execution time of a non-nested loop with arbitrary weights, the following theorem holds.
Theorem 3.3. Given a weighted DAG G with arbitrary weights, the algorithm OptimalCodeSelection2 is guaranteed to find an optimal set of nodes as the SPM residents such that the longest path length of the DAG is minimised and the total weight of all nodes of the optimal set does not exceed the size of the SPM.
Given a weighted DAG G, the time complexity of each iteration of the while loop is O(ne + n 2 log n) as we explained before. The number of iterations of the while loop is at most m/r, where r is the greatest common divisor of all the block sizes. Therefore, the following theorem holds. 
CODE SELECTION FOR LOOP NEST
In this section, we propose a dynamic code selection heuristic for minimising the worst-case execution time of a loop nest by using our algorithm for a non-nested loop. First we introduce loop nest tree. The size of a loop is the sum of sizes of all the basic blocks of the loop, excluding the preheader.
For a non-innermost loop Li, its DAG G(Li) is defined as follows. G(Li) = V (Li), E(Li), W (Li) , where each node vi ∈ V denotes either a basic block immediately nested in Li or a loop immediately nested in Li, E(Li) is the set of all forward edges of the CFG of Li, and W is the set of weights of all nodes. For a node that represents a basic block, its weight is the size of the corresponding basic block. For a node that represents a loop, its weight is the worstcase execution time of the loop which is determined only after our heuristic is applied to the loop. Consider a loop nest in C shown as follows:
There are 6 loops Li(i = 1, 2 · · · , 6) in this loop nest. The loop nest tree is shown in Figure 9 . The DAG of L1 is shown in Figure 10 where a circle denotes a basic block node, a rectangle denotes a loop node.
To facilitate descriptions, we use following notations: lmax (Li) : the length of the longest path of the DAG of Li after our algorithm selects basic blocks as the SPM residents for Li.
ni: the number of iterations of Li in the worst-case. child (Li) : the set of all children of Li in the loop nest tree of Li.
Our heuristic works in the reverse topological sort order of the loop nest tree, that is, from inner most loops to the outmost loop. When our heuristic visits a loop, it uses our optimal algorithm for a non-nested loop to find the optimal set of basic blocks of the loop. Then it reduces the loop into two basic blocks: the preheader block and the loop block. The preheader block contains the instructions that load all the selected basic blocks of the loop into the SPM. The loop block is an artificial block whose size is equal to the worstcase execution time of the loop. The worst-case execution time of the loop is equal to the number of iterations of the loop multiplied by the maximum path length of the DAG of the loop computed by our optimal algorithm for a single loop. Note that our heuristic never selects a loop block as a SPM resident. Our heuristic is recursively shown in pseudo code as follows.
inserts the fetch instructions in the preheader of the loop L to load all the basic blocks in S; return (S, s); end
Consider the loop nest shown in Figure 9 . Assume that the size of the SPM is 4 KB, the sizes of the loops L2 and L3 are 4 KB, and the size of L4 is 1.6 KB. By our heuristic, the SPM will be shared by L2, L3 and L4 as shown in Figure 11 . 
COMPARISON WITH RELATED WORK
The problem of allocating code of a task to SPM has been studied by a number of researchers. Two optimisation objectives have been used. One is to minimise the average energy consumption or execution time of a task. The other is to minimise the worst-case execution time of a task.
Egger, Lee and Shin studied the problem of dynamic SPM management for the code of a task aiming to minimise the average execution time of the task [6] . The target systems have an MMU and use a scratchpad memory and a small minicache to replace the on-chip instruction cache. They proposed a dynamic memory allocation technique for a horizontally partitioned memory subsystem. The proposed technique uses the profiling information to classify the code into a pageable and a cacheable code region. The cacheable code region is placed at a fixed location in the offchip memory and cached by the minicache. The pageable code region is copied on demand to the SPM before execution. Both the pageable code region and the SPM are logically divided into pages. Using the MMU's page fault exception mechanism, a runtime scratchpad memory manager tracks page accesses and copies frequently executed code pages to the SPM before they are executed.
Angiolini et al. proposed an optimal scratchpad mapping approach for code segments [4] . The mapping approach applies the dynamic programming algorithm to the execution traces of the target application. The mapping approach is able to find the optimal set of basic blocks to be moved into a dedicated SPM, either minimising the energy consumption or execution time of the target application.
Janapsatya et al. proposed a heuristic which aims to minimise the average total energy consumption of a program [10] . Their heuristic uses the profiling information of a program and converts the code selection problem into a graph partitioning problem. They also proposed a better heuristic for selecting code with the same optimisation objective [9] . The heuristic introduces a novel metric called concomitance to find basic blocks which are executed frequently and in close proximity in time.
The primary design goal of real-time embedded systems is to ensure that all timing constraints are satisfied. Given a target hardware platform, the satisfiability of timing constraints is determined by the worst-case execution times of all tasks. All the above-mentioned code selection approaches aim to minimise the average execution time or total energy consumption of a program. They rely on the profiling information of the program and try to select the most frequently executed basic blocks as scratchpad residents. the worstcase execution time of a task is determined by its longest execution paths. typically the longest execution paths of a program are not the most frequently executed paths. In other words, selecting most frequently executed basic blocks of a program as scratchpad residents may not reduce its worst-case execution time. Therefore, all the afore-discussed code selection approaches are not suitable for real-time embedded systems.
The only previous work on the code selection for real-time systems was done by Puaut and Pais [15] . They proposed a heuristic for the problem of selecting basic blocks of a loop such that the worst-case execution time of the loop is minimised. The main idea of their heuristic is to repeatedly select as a SPM resident a basic block with the highest frequency on the longest path of the loop until the SPM has no more free space for a basic block.
Their heuristic does not consider sharing the SPM among all the inner loops, resulting a lower SPM utilisation. In the worst-case, their heuristic may perform very poorly. Consider Figure 12 . Assume that the frequencies of all basic blocks are equal, the sizes of all basic block are equal to k and the size of SPM is (2n + 1)k. Their heuristic may select {v2, v3, v5, v6, · · · , v3n−2, v3n−1}, leaving the longest path length unchanged. An optimal set of nodes is v1 and any 2n nodes in ⌈2n/3⌉ node cuts of size 3.
To make a quantitative comparison between our heuristic for a loop nest and the heuristic proposed by Puaut and Pais, we simulated both heuristics by using the SimpleScalar simulator [3] . We modified the instruction cache part to carter for code SPM and disabled data cache of the SimpleScalar. The target processor uses the PISA instruction set with singleissue in-order pipeline. The off-chip memory latency is 10 cycles.
We selected four benchmarks: susan, statemate, compress and jfdctint from the benchmark suites maintained by the Mälardalen WCET research group[1]. We modified the main 1. For these four benchmarks the largest performance improvement of our heuristic over Puaut and Pais's is 20%. In general, the improvement becomes smaller when the SMP size approaches the size of the largest outmost loop of the benchmark. When the SPM size is no less than the size of the largest outmost loop of the benchmark, both heuristics have the same performance. 
CONCLUSION
In this paper, we studied the problem of minimising the worst-case execution time of a loop nest executed on a processor that uses SPM to replace the instruction cache. We proposed the first polynomial-time algorithm for selecting the code of a non-nested loop such that the worst-case execution time is minimised on a fully pipelined processor. For non-pipelined processors or non-fully-pipelined processors our optimal algorithm is suboptimal. Our optimal algorithm uses a novel approach to splitting basic blocks and converts the optimal code selection problem into the problem of finding the minimum node cuts of a set of weighted DAGs. Furthermore, we proposed a dynamic code selection heuristic for minimising the worst-case execution time of a loop nest by using our algorithm for a non-nested loop. We have performed simulations of our dynamic code selection heuristic and the heuristic proposed by Puaut and Pais [15] on four selected benchmarks. Simulation results show that our dynamic code selection heuristic performs significantly better.
In real-time embedded systems multiple tasks may run concurrently on one processor. As a result, the SPM is shared by all the tasks. An open research problem is how to efficiently share the SPM among all the tasks.
